



Runtime Solutions to Apply Non-volatile Memories in Future Computer Systems

Hoda Aghaei Khouzani
Email: hoda@udel.edu



1. Introduction



III. Potential Candidates for Future Main Memory

Phase Change Memory (PCM)	Domain Wall Memory (DWM)
Advantages: <ul style="list-style-type: none"> Higher scalability than DRAM Near zero static power Similar read performance and energy to DRAM 	Advantages: <ul style="list-style-type: none"> Ultra dense Near zero static power Similar read/write performance and energy to DRAM
Challenges: <ul style="list-style-type: none"> Limited write endurance ($10^6 \sim 10^9$) Long write latency (10x DRAM) High write energy (4x DRAM) 	Challenge: <ul style="list-style-type: none"> Sequential access structure

2. Prolonging PCM Limited Lifetime


I. Related Works on PCM Lifetime

Defect Tolerance	Write Reduction	Wear-leveling
<ul style="list-style-type: none"> Applies when cells die Increases access latency 	<ul style="list-style-type: none"> At bit level Reduces average writes Lifetime limits by the maximum 	<ul style="list-style-type: none"> At various levels of granularity Balances writes Extra writes due to remap


II. Basic Elements of Our Proposed Wear-leveling

- Inter-process:** as endurance is a lifetime factor, wear leveling is done across different processes.
- Segment-based:** segment information is used to define hot/cold pages.
- Age-aware:** page allocation uses young and old page frames to hold hot and cold pages, respectively.


III. System Overview




IV. Wear-resistant Page Allocation



V. Age-aware Page Deallocation




VI. Evaluation



3. Addressing PCM Write Latency and Energy


I. DRAM-PCM hybrid architecture




II. Criticality of DRAM misses

- Memory **performance** measured by Average Memory Access Time (AMAT)
AMAT = DRAM Access Time + **DRAM Miss Rate** × PCM Access Time
 - Memory **endurance** measured by maximum number of writes in PCM
A PCM write happens upon a **DRAM miss** that replaces a dirty block
- DRAM Conflict Misses:**
- Hit in PCM
 - Critical Conflicts: Generates writeback to PCM
- High variation across DRAM sets!!**
-


III. How to reduce DRAM misses?



V. Conflict aware page allocation




VI. Evaluation



4. Reducing DWM Access Latency

I. Domain Wall Memory Structure



II. Related Works DWM Main memory


Previous designed aim at reducing data accesses through storing data vertically.

Our work differs from them by Considering metadata accesses, specifically page table.


- Reducing shifts
- Leveraging access port position for metadata interpretation

III. Page Table



Page table contains the virtual-to-physical page address mapping. It adopt a hierarchical structure, which requires a 4-step process to Read and write a page table entry (PTE).



IV. Intuitive Read/Write a PTE



V. Observation on PTE States




VI. Type of Shifts

Necessary Shift: Shifting through the bits that are listed in table.

Extra Shift: Shifting through the bits that are not listed in table

Alignment Shift: Align first bit with access port.



VII. Pre-alignment Technique

Pre-align based on the state:


In TLB: Pre-align to R bit

Not in TLB: Pre-align to V bit


Not in Memory: Pre-align to the bit adjacent to the V bit

- Two advantages:**
- Remove the alignment shifts from the PTE access path
 - The state of PTE is known prior to reading PTE

VIII. PTPage Placement




IX. Evaluation



5. Under going and Future Works

I. Overview



II. DWM-based Stack Architecture

- Energy harvesting devices become popular
- Concerns:**
- Intermittent power supply
 - Tend to be smaller everyday
- Solutions:**
- Non-volatile memory register files [Ma, Micro'15]
 - Alternative architecture such as Stack architecture
- DWM is a good choice for stack.
- Goal:** Improving the reliability, energy, and execution time of energy harvesting devices

III. STT-RAM-based Cache

Over 50% of chip area devoted to cache.

STT-RAM is more scalable than SRAM.

STT-RAM has long write latency and high write energy, however they have a trade of with non-volatility property

[Jog, DAC'12]

Retention Time	10 years	1 sec	10 ms
Write Latency @2GHz	22 cycles	12 cycles	6 cycles

Goal: Explore the flexibility of cache replacement algorithm to reduce retention time and improve access latency and energy.

6. Conclusion

- Showed the necessity to change main memory technology.
- Introduced two candidates:
 - Phase Change Memory (PCM)
 - Domain Wall Memory (DWM)
- Prolonged PCM main memory lifetime
 - Proposed a segment-aware page allocation.
- Overcame write limitation of PCM
 - Proposed a conflict-aware page allocation for PCM-DRAM hybrid main memory.
- Improved the performance and energy page table accesses
 - Proposed a pre-alignment technique as well as a new placement in DWM main memory.